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Faulty Behavior of Storage Elements and Its Effects
on Sequential Circuits
Waleed K. Al-Assadi, Student Member, IEEE, Yashwant K . Malaiya, Senior Member, IEEE,
and Anura P . Jayasumana, Senior Member, IEEE

Abstract-It is often assumed that the faults in storage elements (SE’s) can be modeled as output/input stuck-at-faults of
the element. They are implicitly considered equivalent to the
stuck-at faults in the combinational logic surrounding the SE
cells. Transistor-levelfaults in common SE’s are examined here.
A more accurate higher level fault model for elementary SE’s
is presented that better represents the physical failures. It is
shown that a minimal (stuck-at) model may be adequate if only
modest fault coverage is desired. The enhanced model includes
some common fault behaviors of SE’s that are not covered by
the minimal fault model. These include datu-feedthrough and
clock-feedthrough behaviors, as well as problems with logic level
retention. Fault models for complex SE cells can be obtained
without a significant loss of information about the structure of
the circuit. The detectability of feedthrough faults is considered.

I. INTRODUCTION
UNCTIONAL fault modeling is an effective approach
to handling the complexities of large digital circuits.
A functional fault model hides the complex fault behavior
and presents a way of considerably simplifying test generation [l], [ 2 ] . Higher level fault models are easier to
use because they represent the fault behavior independent
of detailed lower level description. It has been shown in
some situations, however, that a simple functional model
may not adequately represent a significant fraction of failures. When this is the case, tests based on such a model
may not be significantly better than random testing. If the
fault model is adequate, a functional test set will test for
most faults, while at the same time considerably reducing
the test-generation effort. A fault model can be termed
adequate if it explicitly covers (i.e., coverage is guaranteed for) a major fraction, say x% , of all likely faults 131.
The number x cannot be obtained by using any fundamental considerations but would be based on a reasonable
convention. The faults not explicitly covered may or may
not be tested if the test vectors are obtained using a fault
model. Thus, a fault model with low explicit coverage is
likely to be inadequate.
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A good strategy is to obtain a functional fault model for
logic blocks derived from the physical structure of the circuit. This requires that accurate fault models for primitive
blocks, such as elementary storage elements (SE’s), be
considered. Although test considerations at the low level
can be computationally complex, an accurate fault model
for complex logic blocks inferred from the physical structure of the circuit can reduce the test generation and fault
simulation efforts significantly.
The elementary SE’s are the basic primitives in complex logic blocks like registers, finite-state machines, and
static memory blocks. This paper examines the major
transistor-level faults for four elementary SE’s. The behavior of each cell under the above faults is analyzed to
evaluate possible functional fault models. Results for elementary SE cells are extended to characterize complex
SE cells. In Section 11, the minimal stuck-at model and
the proposed enhanced model are described. SE cells are
examined in Section I11 for all possible transistor-level
faults to seek a fault model with high fault coverage. Section IV describes the fault modeling of complex SE cells
based on the fault. models of the constituent elementary
SE cells. Section V considers the detectability of feedthrough faults.
11. FAULTMODELING
OF ELEMENTARY
SE CELLS
The minimal (stuck-at) fault model assumes that internal faults in the SE’s can be modeled as stuck-at-0/1 at
the inputs or the outputs of the SE’s. We examine below
the effectiveness of the minimal fault model in representing physical failures. The results reveal the need for a
more accurate fault model to better represent the physical
failures at the transistor level of an elementary SE.
To examine an SE cell, in general, an input sequence
is required rather than a single input vector. Let T = { t , ,
, t,} be the set of all possible input combinations and
R ( s , ti) the response of the cell to the input vector ti applied to the cell when the cell is at state s. The behavior
of each cell under all possible transistor faults is examined
for all input combinations and previous states. A multivalued logic representation is used to better represent
Voltage levels that are not exactly logic 1 (hard 1) Or logic
0 (hard 0). Here, high level ( H ) corresponds to both “hard
1” and “soft 1,” and low level ( L ) corresponds to both
“hard 0” and “soft 0” [4].A fault that causes the SE
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output to be L ( H ) for all ti E T , regardless of the state of
the SE, can be modeled as stuck-at-0/(1). Under some
faults, the output of the faulty cell cannot make a high to
low (low to high) transition, and the corresponding behavior is represented by H f , L ( L f , H ) . Such faults generally appear as stuck-at- 1 (stuck-at-0).
However, some faulty behaviors of the SE cell do not
manifest as stuck-at-0/ 1. Such faults cause the SE cell to
become feedthrough, either data-feedthrough or clockfeedthrough, as defined below.
Dejnition 1 : A faulty SE cell is said to have a feedthrough fault if it becomes either data-feedthrough or
clock-feedthrough.
1) A faulty SE cell is said to be data-feedthrough when
its behavior becomes combinational such as R ( s , t i ) =
f ( y ) for each ti E T , where y is the data part of ti. (For
example, for a D-latch, if D is the input data and Q is the
output node, then y is a single element vector corresponding to D . The cell becomes transparent such that the output Q = A ( D ) or Q = A @ ) . A ( D ) corresponds to signal
D delayed by A time units, where A is the propagation
delay of the cell.)
2) A faulty synchronous SE cell is said to be clockfeedthrough if R ( s , t i ) = CLK or R(s, t , ) = E K where
CLK is the control signal.
The feedthrough faults can lead to timing problems or
coupling between combinational blocks which are normally separated by the SE’s.
Other faults may cause the cell to exhibit a behavior
change in the latch phase, while still functioning properly
in the transparent phase. Nonretention of logic 1 (NR l), nonretention of logic 0 (NR - 0), conditional nonretention of logic 1 (CNR - l ) , and conditional nonretention of logic 0 (CNR - 0) behaviors which are defined
below correspond to such faults.
Dejnition 2: An elementary SE cell exhibits a nonretention of logic 1 (NR - 1) behavior if the data input of
the cell at the sampling edge of the clock is 1 but the state
of the cell becomes 0 in the latch phase. (NR - 0) is
defined in a similar manner.
Dejnition 3: Consider an SE cell in the state Q = 1,
with the data input also at logic 1 at the sampling edge of
the clock. The SE cell exhibits conditional nonretention
(CNR - 1) behavior if a change in data input from 1 to 0
during the latch phase causes the output Q to change to
0. (CNR - 0) is defined similarly.
Some recent papers address the detection of several
physical failures in CMOS latch cells. It has been found
[5] that several stuck-opens in CMOS latches are not detectable, although they may degrade timing performance.
A testable implementation for the transmission-gate latch
cell in which any stuck-open fault can be detected is proposed in [6]. A symmetrical D-latch has been examined
for stuck-open faults [7]. Bridging faults in CMOS scan
registers implemented with a CMOS transmission-gate
latch are investigated in [8]. Here a more complete set of
possible faults that may alter the functional behavior of
the cell is considered. An enhanced fault model is pro-
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posed, one which provides a higer explicit fault coverage
for the SE’s under consideration. The enhanced model includes faults that cause feedthrough, nonretention, and
conditional nonretention behaviors as well as the stuck-at
faults. Such faults can be detected by monitoring logical
levels. Hence, they are termed logically testable.
111. DETAILED
EXAMINATIONS
OF THE ELEMENTARY
SE
CELLS
In this section, a detailed examination of four different
elementary SE’s is presented. Each cell is examined for
all possible transistor faults. Results obtained analytically
based on a multivalued algebra have been verified by
SPICE. A good functional fault model is sought such that
the functional behavior of faulty SE cells can be adequately described. Both the minimal and the enhanced
fault models are examined for effectiveness in representing functional faults. Because of the transistor sizing and
technology used, “0” dominates if two nodes are bridged.
All possible bridging faults between nodes in the same
well are considered. We usef(x, y) to indicate a bridging
fault between nodes x and y. Bridging faults between internal nodes of different wells are not included because
the probability of having such faults is very small [9].
Analysis assumes that a bridging fault corresponds to a
hard short.
The clock is applied such that the cell is devoid of clock
turn-on and turn-off hazards and glitches, i.e., the data
are stable at the sampling edge of the clock [6]. The analysis shows that many stuck-on and bridging faults change
the conductance path between v d d and V,,s nodes. This
suggests that monitoring the supply current (ZDDQ), which
can be many orders of magnitude higher in the presence
of such faults, can be used for testing such faults. In the
presence of stuck-open faults, an SE cell could turn from
static to dynamic under some input vectors. This means
that the logic value of the output of the cell is maintained
due to the charge stored in the capacitance associated with
the output node. This state may last only for a short time
due to the leakage of the charge. However, at normal
clock rates such faults can be detected only if they manifest as delay faults. Faulty behavior of several SE cells
are summarized next.
A . The Clocked D-Latch
The clocked D-latch cell is shown in Fig. 1. This cell
is commonly used in the implementation of scan-path registers such as LSSD latches and scan-path flip-flops in the
TITUS system [lo]. The naming convention used for
bridging faults is shown in Fig. 2. The behavior of the
cell under all possible faults is summarized in Table I.
While a large fraction of faults is covered by the enhanced
fault model described above, certain faults manifest as delay faults or parametric faults. Bridging faults between
internal nodes in the same well are also included. They
arefi = ( a , b ) , h = (6, c ) , h = ( c , d ) , h = ( a , c > , f s =
( a , d ) , and f6 = (6, d ) , where the nodes involved are as
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Fig. 3 . The transmission gate latch.

(b)
Fig. 1. The clocked D-latch. (a) The gate level and (b) the transistor level
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nMOS

Fig. 2 . Naming convention for bridging faults.

TABLE I
BEHAVIOR
OF THE CLOCKED D-LATCHUNDER ALLPOSSIBLE FAULTS

shown in Fig. 1. In the case of delay faults, the cell shows
fault-free logic behavior, with increased delay for low to
high or high to low logic transitions. Many faults cause
the cell to exhibit a complex behavior; in most such cases,
the output is a function of CLK and D input signals. All
faults included in the enchanced fault model, as well as
complex and delay faults, are considered to be logically
testable for the purpose of evaluating test generation. For
the complex faults and those covered by the enhanced
model, a test sequence ( t , , t2)can be found that can drive
the faulty cell to a value different from that for the fault-

free cell. The delay faults simply cause the output to be
delayed. The indeterminate behavior is considered to be
parametric because it requires current (ZDDe) monitoring.
Some stuck-on and bridging faults that cause fault-free
behavior are also ZDDQ testable. Table I shows that the
minimal stuck-at model covers 56% of the logically testable faults, while the enhanced model covers 91 %.

B. The Transmission Gate Latch
The D-latch implementation termed transmission gate
latch is shown in Fig. 3(a). This structure is used in some
scan-path register designs [4], [7]. When two nodes are
separated by a transmission gate, the node with stronger
logic value dominates over the weaker one while the
transmission gate is enabled. The two clock phases are
assumed to be individually buffered, i.e., bridging of one
clock signal does not affect the complementary clock signal.
Table I1 shows the behavior of the transmission gate in
the presence of the bridging faults shown in Fig. 3(b). It
can be used to evaluate the effect of faults in the transmission gates on the behavior of the latch. For example,
the short between nodes Q and T K (bridging fault 8') is
modeled as a complex behavior. Note that the corresponding fault in a transmission gate is modeled as faultfree in the transmission gate model shown in Table 11.
This fault makes T K to be low and therefore the forward
transmission gate is not fully off. When CLK becomes 0
( 6 L K = 1) and node Q is 0, the resulting level can drive
the PMOS transistor of the forward transmission gate
partly on. Thus the logic level at the node D1 is not predictable. Possible bridging faults such as fi = ( D , Q l )
andf2 = (D,
Q ) are also considered. Table I11 shows that
the minimal stuck-at fault model covers 53% of the logically testable faults, while the enhanced model covers
84%.

C. The Symmetric D-Latch
The third cell to be considered, the symmetric D-latch,
is shown in Fig. 4. The clock is applied the same way as
with the previous cell. Table IV shows the results under
all possible transistor faults. Stuck-open faults in the forward branch (transistors 1, 2, 5 , and 6 ) are detectable.
The stuck-open faults in the feedback branch (transistors
3, 4, 7, and 8) are not detectable although the cell becomes dynamic under some input vectors. In such a case,
the state of the latch is maintained by a charge stored at a
node. Under normal clock frequency, however, a faulty
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TABLE 11
BEHAVIOR
OF A TRANSMISSION
GATEWITH
BRIDGING
FAULTS
(z-High Impedance State)
Inputs )I
II
II

behavior may not be observable. Bridging faultsf, = (a,
b ) ,fi = (c, d ) , and f3 = (D, Q l ) are included in Table
IV. The table shows that the minimal stuck-at fault model
covers 62% of the logically testable faults, while the enhanced model covers 89 %.

Output behavior
II

II

II

II

TABLE 111
OF THE TRANSMISSION
GATELATCHUNDER ALL
BEHAVIOR
POSSIBLE
FAULTS

4

T
Fig. 4 . The symmetric D-latch

TABLE IV
BEHAVIOR
OF THE SYMMETRIC D-LATCHUNDER ALLPOSSIBLE FAULTS
R

D. The Dynamic Latch
The last SE cell considered is the simple dynamic SE
cell, consisting of a pass transistor and an inverter as
shown in Fig. 5 . This cell will preserve data only as long
as charge can be retained at node Q l . Typically, dynamic
latches are used in designs that operate at a clock frequency fast enough to maintain the charge for the required
period. This latch must be reloaded every clock period.
Table V shows the behavior of this latch under transistor
faults when the output is observed at node Q where two
bridging faults,fi = (D, Q) and& = (CLK, Q), are also
included. Table V shows thatfeedthrough faults are more
likely to occur in this cell than in the static SE's. This can
be explained by the fact that NR/CNR cannot occur in this
structure as there is no feedback. The minimal fault model
covers 67% of the logically testable faults, while the enhanced fault model covers all 100%.
IV. FAULTMODELING
FOR COMPLEX
SE CELLS
In this section, we examine the fault model for complex
SE's, composed of more than one elementary SE cell. We
analyze the master-slave cell, but the results can be applied to other complex SE cells as well. An accurate fault
model for such circuits with explicit fault coverage can be
obtained by mapping the proposed fault model for an elementary SE cell to a higher level of abstraction. Hence,
a fault model that keeps the accuracy of the low level
model with the primitives at the functional level can be
achieved. Consider the master-slave cell shown in Fig.
6. The following discussion assumes Fig. 6(a) but is also
applicable to the cell in Fig. 6(b). If the slave latch is
faulty, the cell will show the same faulty behavior as that
of the corresponding faulty elementary SE. However,
mapping faults in the master latch to the output of the cell
depends on the timing parameters of the control signals
used. Consider the two clock phases shown in Fig. 7. The
requirement for correct operation for this cell is

of testable

faults

62%

11%

16%

4%

7%

16162 2

max

( d C @ g6162)

+

t,

(1)

where g6162is the gap between the falling edge and the
rising edge as shown in Fig. 7, ts and th are the setup and
hold times of a single latch, and dcQis the clock-to-output
propagation delay of the cell.
Consider the data-feedthrough fault in the L1 latch such
that Ql = A ( D ) . A(A IdDQ)is the transparent propagation delay during the transparent phase. Consider tD',,, to
be the instant the input signal changes from a to b , where
a, b E (0,I } and a # b. If to",,occurs between the two
successive rising edges of $1 such that
fDoh

5

TI

- tx

(2)
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TABLE VI
MAPPING
OF A N ELEMENTARY
SE FAULTMODEL
TO
THE MASTER-SLAVE
CELLFAULTMODEL

4
11

CLK

Fig. 5 . The dynamic latch.

1
1

TABLE V
BEHAVIOR
OF THE DYNAMIC
LATCHUNDER ALL
POSSIBLE
FAULTS

Behavior of faulty I/
Behavior of
/I
Model
m a s t e r latch
master-slave latch
Data-feed-through
I] timing dependent' // timing dependent
Clock-feed-throueh I1 stuck-at-0
I1 stuck-at-011
Stuck-at-O/l
I1 stuck-at-O/l
II stuck-at-O/l
W R - 110
stuck-at-0/1
stuck-at-ojl
CNR-011
11 complex
I
complex
--__
Fault free
Fault free

11

1

1

i

11

H

U

*Data-feedthrough in a single phase clock

identical to that of the slave latch. Timing dependent implies that the behavior depends on the time of input change
relative to clock signal.
The observations here model the complex cell as a single primitive. When it is part of a large circuit, the slave
latch will derive some combinational logic which in turn
derives other complex cells. The clock-feedthrough and
NR - O / 1 faults may appear as stuck-at-0/ 1. However,
the data-feedthrough faults would generally require separate consideration.
CLKl

CLK2

(a)

(b)
Fig. 6 . The master-slave cell.

Fig. 7 . The two clock phases.

and the data stay stable till the next clock period, then the
behavior of the master-slave cell under the family master
latch has the same behavior as that of the fault-free cell.
However, if tDi,h occurs such that

TI

th ItDr,h

+A

ITI

+ t6142

- t,

(3)

then logic b is latched at the falling edge of $2 instead of
logic a . Therefore, we have a race-ahead condition. This
means that the change in input data may be observed at
the output of the cell within the same clock period while
in the fault-free cell, this change is observed during the
following clock period. However, if Ql = A(D), then
the above observations are reversed, i.e., a race-ahead
can be observed if inequality (2) above is satisfied, and
the behavior is fault free if inequality ( 3 ) is satisfied.
If L1 latch becomes NR - 1 (NR - O ) , it is obvious that
the output of the cell is stuck-at-0( 1). However, if L1 becomes CNR - l (CNR - 0), then the output will appear
as stuck-at-0 (stuck-at-1) only under some conditions. In
this case, the behavior is termed complex. Otherwise the
faulty cell exhibits fault-free behavior.
A-summary of the fault behavior of the master-slave
cell for faults in the master latch is given in Table VI.
The faults in the slave latch are not included because the
faulty behavior of the master-slave cell for this case is

V. FEEDTHROUGH
I N SEQUENTIAL
CIRCUITS
In this section, the detection of feedthrough faults in
sequential circuits is considered. A sequential circuit is
composed of combinational primitives and SE primitives.
Functional fault models for such circuits can be obtained
using the proposed fault model for the elementary SE cell.
Such models retain the accuracy of the low level fault
model of the primitives by allowing physical failures that
cannot be modeled as stuck-at faults to be functionally
characterized at a higher level. This can reduce the test
generation effort because a low level failure can be tested
by considering the corresponding higher level fault.
Therefore, the number of elements to be considered is reduced since there is no need to consider test generation at
the transistor level. Here, we examine the detectability of
feedthrough faults in sequential circuits. A pipeline implementation of a sequential circuit is used in this section.
The observations are also applicable when feedback is
present. Here a substate contains a subset of the state
variables and thus it can describe some or all of the flipflops. A race-ahead involves change in the state of the
machine as defined below [ 1 11.
Dejinition 4: A race-ahead occurs when a sequential
circuit goes from substrate si to si+ in one clock period,
whereas normally a transition from si to si+ I occurs, followed by an si+ I to si+ transition in the next clock period.
Consider the sequential circuit shown Fig. 8. C1 and
C2 are combinational blocks, separated by pairs of latches
triggered by signals $1 and 42. For the normal circuit,
the propagation of a transition (new logical values) can be
described by the following sequence.
1) $1 1 : a transition latched in ,511.
2) 4 2 1 : corresponding transition (CT) latched in L12.
3 ) $1 1 : CT latched in L21 (after passing through Cl).
4) $2 1 : CT latched in L22.
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Fig. 9. The Gray code up-down counter
Fig. 8. Two-pipeline stage sequential circuit.

5) 4 1 1 : CT latched in L31 (after passing through C 2 ) .
6 ) 4 2 1 : CT latched in L 32.
Here, 1 indicates the falling edge.
The major requirements for correct operation are
t$1$2
t$2$1

2

max

(&Q,

max

( d C Q , g$2$1)

T 1~

g+1+2)

+

(4)

r.v

+ dcl +

(5)

rx

+ Q~DQ,,,~ +~max~ (del>

+

t,

(6)
where d,, and dc2are propagation delays through C l and
C2, respectively.
Now let us consider the case when the latch L 2 1 has a
data-feedthrough fault. When the 4 2 signal is active, there
exists a combinational path L12-C1 -L 2 1-L 22 from the
output of ,511 to the input of L 3 1. The following sequence
is possible.
c

4 2 )

1) 41 1 : a transition latched in L1 1.
2) 4 2 1 : CT latched in L22, provided the inequality
(7) below is satisfied.
3) 4 1 1 : CT latched in L31.
4) 4 2 1 : CT latched in L32.
Thus, between two successive falling edges of 4 1 (i.e.,
within a single clock period), both C1 and C2 are traversed. This race-ahead can occur only if
t$1$2

2

max

( ~ C Q g+1+2)
?

+

+ 41+ 4 2 1 +

~ D Q

t,

(7)

where dL21is the propagation delay of faulty latch L21,
and
is the propagation delay through the transparent
latch L12.
In some situations, the condition in inequality (7) may
not be satisfied and the following sequence can occur.
1) 4 1 1 : a transition latched in L11.
2) 4 2 1 : CT does not arrive at L22 in time but is
latched in L12.
3) 4 1 1 : has no effect on L21, which is faulty.
The rest of the sequence is the same as steps 4-6 of the
fault-free sequence. This suggests that in some cases
higher propagation delays can mask the data-feedthrough
faults.
Example: Consider the Gray code up-down counter
shown in Fig. 9 as an example of a finite-state machine
[ 113. This is a double latch design using two non-overlapping clock signals.
When F = 1, the circuit displays on Z , , Z2 the modulo
4 Gray code representation of the number of positive

(C)
(d)
Fig. 10. Behavior of the Gray code up-down counter under different faults.
(a) L1 NR-0, (b) L1 CNR-0, (c) L3 data-feedthrough, (d) L3 clock-feedthrough.

clocks received. When F = 0, the circuit counts backward
(modulo 4). The effects of four different faults are illustrated in Fig. 10, which gives the state diagrams in the
presence of each of these faults. States A , B , C, and D
represent the states corresponding to Z1Z2 = 00, 01, 11,
10, respectively. In Fig. 10(a), corresponding to NR - 0
of L 1, transitions into states A and B are not possible. The
behavior shown in Fig. 10(b) is similar except that the
latch (LI) is CNR - 0. Fig. 1O(c) illustrates the behavior
when L 3 is data-feedthrough. The state diagram shows
that the fault results in race-ahead, i.e., the state in which
the circuits go from state B to state D in one clock period
instead of two. Fig. 10(d) shows the effect when L 3 is
clock-feedthrough, which appears as stuck-at-0. The observation here is that clock-feedthrough faults in the master latch appear as stuck-at faults because the slave will
always latch a steady signal. Therefore, tests for stuck-at
faults may detect such faults. However, a clock-feedthrough in the slave latch causes the output to follow the
clock signal.
VI. CONCLUSION
The effectiveness of the minimal fault model for elementary SE's is evaluated. An enhanced fault model is
proposed which provides higher explicit fault coverage
compared with that of the minimal fault model, as shown
in Table VII. Higher level functional fault models for
complex circuits using elementary SE's as primitives can
be inferred from the proposed model, with higher fault
coverage. This allows testing for low level failures that
cannot be characterized as stuck-at-0/ 1 at the functional
level without the need to consider the physical implementation of the circuit. Thus, the advantages of functional
testing are retained with a higher coverage of low level
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TABLE VI1
OF THE RESULTS
SUMMARY

failures. Test generation could be based on the change in
the State-transmission graph (STG) of the complex
due to such faults. This can be used to enhance the existing testing techniques based on the changes in STG which
consider stuck-at faults only.
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